Add power-management and system reset support MIPS: Add serial support MIPS: Add JZ battery driver. The CPU core is based on leading micro-architecture technology; this processor provides high integration, high performance and a low power consumption solution for embedded devices. It has been severely modified and improved by myself, notably to add support for the JZ the initial non-upstream driver only handled the JZ
|Date Added:||4 June 2012|
|File Size:||9.89 Mb|
|Operating Systems:||Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X|
|Price:||Free* [*Free Regsitration Required]|
Ingenic JZ4740 / JZ4780 pinctrl driver
Incorporates the XBurst CPU core based on leading micro-architecture technology, this processor provides high integration, high performance and a low power consumption solution for embedded devices. There have been some minor changes since v1, mostly code cleanup and some functional changes.
Link Datasheet Jz This chipset is undocumented, but believed to be a modified Jz XBurst CPU technology consists of 2 parts:. Add setup code MIPS: Marvell 88E “Link Street”.
It has been severely modified and improved by myself, notably to add support for the JZ the initial non-upstream driver only handled zj4740 JZ As their FTP server is rather slow, I mirrored some files: Although, not everything is publicly on their FTP server; what’s missing exactly are the datasheets, MXU instruction datasheet, So if you are a maintainer for one of the subsystem touched by this series and would rather see the patch going through your tree given the patch is ok please tell.
Then, it could use the pinctrl framework to dynamically configure the PWM pin it controls. One patch in this series add a pinctrl configuration for some drivers instanciated in the QI LB60 devicetree. A detailed list of changes is present in each patch.
A document attached to this page gives an exhaustive list of differences. Add clock API support. Since I don’t own this device, this one patch was not tested.
Ja4740 incorporating the XBurst microarchitecture: Fabless semiconductorsSemiconductorsIntegrated circuit design. The processor itself is identified as 0x0ADF which is the same as the Jz Making a distinct separation permits the reuse of large parts of the driver to support the two SoC versions.
Ingenic Semiconductor is a Chinese fabless semiconductor company based in BeijingChina founded in The CPU jjz4740 is based on leading micro-architecture technology; this processor provides high integration, high performance and a low power consumption solution for embedded devices.
Jz discontinued Jz is a low cost multimedia application processor targeting for mobile devices like MP4 players, electronic dictionaries, Those SoC can be found in the following devices: Retrieved 30 December Its development “will basically be completed” in the first half of as announced at Summer The proper solution here would be to modify the pwm-jz driver to handle only one PWM channel, and create an instance of this driver for each one of the 8 PWM channels.
LKML: Paul Cercueil: [PATCH v7 24/24] MIPS: jz Drop obsolete code
Retrieved 29 December Refer to the Jz for more information. Add platform devices MIPS: XBurst1-based SoCs are commonly used in tablet computersportable media playersdigital photo frames and GPS devices:.
Electronics industry in China. Wed, 18 Jan Add JZ ohci support alsa: Broadcom various Cavium Octeon.